

Home | Login | Logout | Access Information | Aleris |

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

IEEE XPLORE GUIDE

Search Session History

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#)

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Searcu	uuery	Disbia



Mon, 20 Jun 2005, 10:08:10 AM EST

Recent Search Queries

- #1 ((heavlin and semiconductor)<in>metadata)
- #2 ((heavlin and semiconductor)<in>metadata)
- #3 ((heavlin and semiconductor)<in>metadata)
- #4 ((heavlin and semiconductor)<in>metadata)
- #5 ((semiconductor? and manufactur* and matrix)<in>metadata)
- #6 (semiconductor? and manufactur* and matrix and experiment? <IN>metadata)
- #7 ((semiconductor? and manufactur* and matrix and experiment?) and map<IN>me...
- #8 ((semiconductor? and manufactur* and matrix and experiment?) and map<IN>me...



Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

	Results fo Your sear A maximu	⊘ e-mail							
>	View Ses	sion History							
2	New Sear	<u>ch</u>	Modi	ify Search					
	» Key		((heav	((heavlin and semiconductor) <in>metadata)</in>					
	IEEE JNI	IEEE Journal or Magazine	Пс	Check to search only within this results set					
	IEE JNL	IEE Journal or Magazine	Displ	elay Format:					
	IEEE CNF	IEEE Conference Proceeding	Select	Article Information					
	IEE CNF	IEE Conference Proceeding		Manufacturability of single and double-gate ultrathin silicon film fu Krivokapic, Z.; Heavlin, W.D.;	illy depleted S				
	STD	IEEE Standard	٠	Semiconductor Manufacturing, IEEE Transactions on Volume 15, Issue 2, May 2002 Page(s):144 - 150					
				AbstractPlus References Full Text: PDF(300 KB) IEEE JNL					
				 Intra-field effects on device and circuit manufacturability: a statisti Krivokapic, Z.; Heavlin, W.D.; Semiconductor Manufacturing, IEEE Transactions on Volume 12, Issue 4, Nov. 1999 Page(s):437 - 451 	cal simulation				
				AbstractPlus References Full Text: PDF(280 KB) IEEE INL					
				3. First sillcon experiments within wafers Heavlin, W.D.; Semiconductor Manufacturing Conference Proceedings, 1999 IEEE Intel 11-13 Oct. 1999 Page(s):375 - 378	ernational Symp				
				AbstractPlus Full Text: PDF(164 KB) IEEE CNF					
		·		 Intrafield effects and device manufacturability: a statistical simular Krivokapic, Z.; Minvielle, A.; Heavlin, W.D.; Statistical Metrology, 1998. 3rd International Workshop on 7 June 1998 Page(s):36 - 39 	ion approach				
				AbstractPlus Full Text: PDF(204 KB) IEEE CNF					

indexed by # inspec Help Contact Us Privacy &:

© Copyright 2005 IEEE -



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((semiconductor? and manufactur* and matrix and experiment?) and map<in>metadata)" ☑e mail Your search matched 10 of 1171917 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » View Session History » New Search Modify Search ((semiconductor? and manufactur* and matrix and experiment?) and map<in>metada » Key IEEE JNL IEEE Journal or Check to search only within this results set Magazine Display Format: Citation C Citation & Abstract IEE Journal or IEE JNL Magazine FEE **IEEE Conference** Select Article information CNF Proceeding IEE CNF IEE Conference 1. Statistically based parametric yield prediction for integrated circuits **Proceeding** Gibson, D.S.; Poddar, R.; May, G.S.; Brooke, M.A.; FEE Semiconductor Manufacturing, IEEE Transactions on IEEE Standard STD Volume 10, Issue 4, Nov. 1997 Page(s):445 - 458 AbstractPlus | References | Full Text: PDF(320 KB) | IEEE JNL 2. A methodology for the simultaneous design of supply and signal networks Haihua Su; Jiang Hu; Sapatnekar, S.S.; Nassif, S.R.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 23, Issue 12, Dec. 2004 Page(s):1614 - 1624 AbstractPlus | References | Full Text: PDF(776 KB) | IEEE JNL 3. Redundancy modelling and array yield analysis for repairable embedded memori Sehgal, A.; Dubey, A.; Marinissen, E.J.; Wouters, C.; Vranken, H.; Chakrabarty, K.; Computers and Digital Techniques, IEE Proceedings-Volume 152, Issue 1, 14 Jan. 2005 Page(s):97 - 106 AbstractPlus | Full Text: PDF(1104 KB) REE JNL 4. Yield analysis for repairable embedded memories . 🗀 Sehgal, A.; Dubey, A.; Marinissen, E.J.; Wouters, C.; Vranken, H.; Chakrabarty, K.; European Test Workshop, 2003. Proceedings. The Eighth IEEE 25-28 May 2003 Page(s):35 - 40 AbstractPlus | Full Text: PDF(345 KB) IEEE CNF 5. Study of FSG/SiO/sub 2/ double interlayer conditions to prevent AI wiring delaml 0.18-/spl mu/m device integration Kawashima, Y.; Ichikawa, T.; Nakamura, N.; Obata, S.; Den, Y.; Kawano, H.; Ide, T.; K Semiconductor Manufacturing, IEEE Transactions on Volume 15, Issue 4, Nov. 2002 Page(s):497 - 505 AbstractPlus | References | Full Text: PDF(867 KB) | IEEE JNL 6. EM-based optimization of microwave circuits using artificial neural networks; the Rayas-Šanchez, J.E.; Microwave Theory and Techniques, IEEE Transactions on Volume 52, Issue 1, Jan. 2004 Page(s):420 - 435


AbstractPlus | References | Full Text: PDF(1184 KB) | IEEE JNL

	7. Crosstalk and microlens study in a color CMOS image sensor Agranov, G.; Berezin, V.; Tsai, R.H.; Electron Devices, IEEE Transactions on Volume 50, Issue 1, Jan. 2003 Page(s):4 - 11
	AbstractPlus References Full Text: PDF(1666 KB) IEEE JNL
	B. Parametric manufacturing yield modeling of GaAs/AlGaAs multiple quantum well photodiodes Ilgu Yun; May, G.S.; Semiconductor Manufacturing, IEEE Transactions on Volume 12, Issue 2, May 1999 Page(s):238 - 251
	AbstractPlus References Full Text: PDF(432 KB) IEEE JNL
	P. Thin film transistors for foldable displays Ma, E.Y.; Theiss, S.D.; Lu, M.H.; Wu, C.C.; Sturn, J.C.; Wagner, S.; Electron Devices Meeting, 1997. Technical Digest., International 7-10 Dec. 1997 Page(s):535 - 538
	AbstractPlus Full Text: PDF(260 KB) IEEE CNF
	10. DGPS/INS integrated positioning for control of automated vehicle Redmill, K.A.; Kitajima, T.; Ozguner, U.; Intelligent Transportation Systems, 2001. Proceedings. 2001 IEEE 25-29 Aug. 2001 Page(s):172 - 178
	AbstractPlus Full Text: PDF(592 KB) IEEE CNF
3	

#Inspec*

Help Contact Us Privacy & :

© Copyright 2005 IEEE --



Advanced Search: INSPEC - 1969 to date (INZZ)

Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	heavlin AND semiconductor	unrestricted	0	-
2	INZZ	semiconductor AND manufacturing AND matrix	unrestricted	178	show titles
3	INZZ	semiconductor AND manufacturing AND matrix AND map unrestricted 2		show titles	
4	INZZ	semiconductor AND manufacturing AND matrix AND experiments unrestricted		5	show titles
5	INZZ	heavlin-w\$	unrestricted	12	show titles
6	INZZ	heavlin-w\$ AND semiconductor	unrestricted	8	show titles
7		heavlin-w\$ AND semiconductor AND manufacturing	unrestricted	4	show titles

hide | delete all search steps... | delete individual search steps...

Enter your search term(s): <u>Search tips</u>	
	whole document
Information added since: or: none (YYYYMMDD)	search .

Select special search terms from the following list(s):

- Publication year
- Classification codes A: Physics, 0-1
- Classification codes A: Physics, 2-3
- Classification codes A: Physics, 4-5
- Classification codes A: Physics, 6
- Classification codes A: Physics, 7
- Classification codes A: Physics, 8
- Classification codes A: Physics, 9
- Classification codes B: Electrical & Electronics, 0-5


Dial®g DataStar _®	
options logoff feedback	help
	detabases search
	Titles
	the list and click the corresponding boxes. Then click display at the
page. To view one particular document click the	! link above the title to display immediately.
Documents 1 to 2 of 2 from your search "sen all the available information: Number of titles selected from other pages: 0	miconductor AND manufacturing AND matrix AND map" in
Select All	
1 display full document	
1998. (INZZ) Enhancing fab performan	ce under team council methodology.
2 display full document	

Selection	Display Format	Output Format	ERA SM Electronic Redistribution & Archiv
from this page from all pages	Full Free Short Medium Custom Help with Formats	● HTML C Tagged (for tables) C PDF C RTF	Copies you will redistribute: Employees who will access archived record (s): Help with ERA
	Sort your	entire search r	esult by Publication year Ascending

1991. (INZZ) Semi-conductor integrated technical data manager.


Top - News & FAQS - Dialog

© 2005 Dialog



Document

Select the documents you wish to <u>save</u> or <u>order</u> by clicking the box next to the document, or click the link above the document to order directly.



document 1 of 2 Order Document

INSPEC - 1969 to date (INZZ)

Accession number & update

6239912, B1999-06-2570-009; 19990501.

Title

Enhancing fab performance under team council methodology.

Author(s)

Dupuis-R-N-Jr; Gervais-J; Park-S.

Author affiliation

Fairchild Semicond, South Portland, ME, USA.

Source

IEEE/SEMI. 1998 IEEE/SEMI Advanced **Semiconductor Manufacturing** Conference and Workshop, Boston, MA, USA, 23-25 Sept. 1998.

Sponsors: Semicond. Equipment & Mater. Int. (SEMI), IEEE, IEEE Electron Devices Soc., IEEE Components, Packaging & Manuf. Technol. Soc.

In: p.119-21, 1998.

ISSN

ISBN: 0-7803-4380-8, CCCC: 0 7803 4380 8/98/ (\$10.00).

Publication year

1998.

Language

EN.

Publication type

CPP Conference Paper.

Treatment codes

P Practical.

Abstract

The objective of this paper is to outline and describe the process of developing team councils in a wafer fab organization. Initially, we present the historical background and why we thought this type of approach was necessary to achieve high performance from all levels of the organization. A road **map** to success as well as a task level migration **matrix** describes the different levels of responsibility needed to achieve the results described in the conclusion of this paper. Though this process is still evolving and developing in the authors' South Portland fab, the paper describes the necessary steps to implement this process. (3 refs).

Descriptors

<u>computer-integrated-manufacturing</u>; <u>integrated-circuit-reliability</u>; <u>integrated-circuit-technology</u>; <u>integrated-circuit-yield</u>; <u>management</u>; <u>manufacturing-resources-planning</u>; <u>training</u>.

Keywords

wafer fab performance; team council methodology; wafer fab organization; team councils; road **map**; task level migration **matrix**; responsibility levels; process implementation; training; CIM.


Classification codes

B2570	(Semiconductor integrated circuits).
B0170E	(Production facilities and engineering).
B0170N	(Reliability).
B0140	(Administration and management).
B0120	(Education and training).

Copyright statement


Copyright 1999, IEE.

COPYRIGHT BY Inst. of Electrical Engineers, Stevenage, UK




Top - News & FAQS - Dialog

© **2005** Dialog



Document

Select the documents you wish to <u>save</u> or <u>order</u> by clicking the box next to the document, or click the link above the document to order directly.



document 2 of 2 Order Document

INSPEC - 1969 to date (INZZ)

Accession number & update

4275011, C9212-7480-045; 921104.

Title

Semi-conductor integrated technical data manager.

Author(s)

Gagliardi-D-J; Kleinman-Y-N.

Author affiliation

IBM, Hopewell Jct, NY, USA.

Source

Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium (Cat.

No.91CH3043-7), San Francisco, CA, USA, 16-18 Sept. 1991, p.222-5.

Sponsors: IEEE.

Published: IEEE, New York, NY, USA, 1991, xvi+449 pp.

ISSN

ISBN: 0-7803-0155-2, CCCC: CH3043-7/91/0000-0222 (\$01.00).

Publication year

1991.

Language

EN.

Publication type

CPP Conference Paper.

Treatment codes

P Practical.

Abstract

The author describes the architecture of the Semi-Conductor Integrated Technical Data Manager (SCIM) system. SCIM is a design automation system that integrates data and controls the processes that are required for the release of the masterslice to **manufacturing**. The two key components of the system are the relational database and its functional controller. As the data are generated by the design community, the relational database allows for the integration of all independent data elements across the design life cycle. The functional controller ensures the integrity of the process and that it is in compliance with the ground-rule specifications. In particular, the authors address the creation and integration of the product **matrix**, the wafer **map** (or stepping plan), and the technology ground rules, which are all central to the release of masterslice design data to **manufacturing**. (3 refs).

Descriptors

<u>CAD-CAM</u>; <u>integrated-circuit-manufacture</u>; <u>process-computer-control</u>; <u>relational-databases</u>; <u>semiconductor-device-manufacture</u>.


Keywords

Semi Conductor Integrated Technical Data Manager; SCIM; design automation system; masterslice; relational database; functional controller; product **matrix**; wafer **map**; stepping plan; technology ground rules.

Classification codes

C7480	(Production engineering).
C3355Z	(Other manufacturing processes)
C7420	(Control engineering).
C7410D	(Electronic engineering).
C6160D	(Relational DBMS).

COPYRIGHT BY Inst. of Electrical Engineers, Stevenage, UK



Top - News & FAQS - Dialog

© 2005 Dialog

Dial®g DataStar _®							
options	logesf	feedback	help				
				Constitution of	Corect ELGE		**********

Titles

To view one or many selected titles scroll down the list and click the corresponding boxes. Then click display at the t page. To view one particular document click the link above the title to display immediately.

Documents 1 to 5 of 5 from your search "semiconductor AND manufacturing AND matrix AND experiments" in all the available information:

Number of titles selected from other pages: 0

Select All

1 display full document
2004. (INZZ) Process optimization and PFC emission reduction using a c-C/sub 4/F /sub 8/ chamber cleaning process on a novellus concept 1 dielectric PECVD tool.

2 display full document
2001. (INZZ) Fragmentation of the intramolecularly coordinated alane Me/sub 2/NCH /sub 2/CD/sub 2/CH/sub 2/AlBr/sub 2/. A matrix-isolation study.

3 display full document
2001. (INZZ) Layout manufacturability analysis using rigorous 3-d topography simulation.

4 display full document
1997. (INZZ) Thermal modeling for APCVD furnace calibration using MATRIX/sub x/.

Selection	Display Format	Output Format	ERA SM Electronic Redistribution & Archivir						
from this page from all pages	Full Free Short Medium Custom Help with Formats	♠ HTML↑ Tagged (for tables)↑ PDF↑ RTF	Copies you will redistribute: Employees who will access archived record (s): Help with ERA						
	Sort your entire search result by Publication year Ascending								

(INZZ) A parallel sparse LU decomposition with application to semiconductor device simulation.

Dial®g DataStar _®						
options	logeff	feedback	help		•	
				(215)	search 2292	

Titles

To view one or many selected titles scroll down the list and click the corresponding boxes. Then click display at the t page. To view one particular document click the link above the title to display immediately.

	ents 1 to 12 of 12 from your search " heavlin-w\$" in all the available information: er of titles selected from other pages: 0
	Select All
[] 1	display full document
	2003. (INZZ) Designing experiments for causal networks.
2	display full document
	2002. (INZZ) Manufacturability of single and double-gate ultrathin silicon film fully depleted SOI technologies.
□ 3	display full document
	1998. (INZZ) Integration of lithography and etch simulations.
□ 4	display full document
	1999. (INZZ) First silicon experiments within wafers.
□ 5	display full document
	1999. (INZZ) Intra-field effects on device and circuit manufacturability: a statistical simulation approach.
□ 6	display full document
	1998. (INZZ) Intrafield effects and device manufacturability: a statistical simulation approach.
7	display full document
	1998. (INZZ) Novel methodology for postexposure bake calibration and optimization based on electrical linewidth measurement and process metamodeling.
8	display full document
	1998. (INZZ) Sampling requirements for the analysis of misregistration.
<u> </u>	display full document
	1995. (INZZ) Dual space algorithms for designing space-filling experiments.
□ 10	display full document
	1995. (INZZ) Process capabilities of critical dimensions at gate mask.
T 11	display full document
	1987. (INZZ) On stabilizing the final test programs of integrated circuits.
T 12	display full document
	1985. (INZZ) On yield-optimizing design rules (ICs).

Dial®g	DataS	tar		9.0		
options	logeff	feedback	help			***
				001310100	search ESGC	

Titles

To view one or many selected titles scroll down the list and click the corresponding boxes. Then click display at the t page. To view one particular document click the link above the title to display immediately.

Documents 1 to 4 of 4 from your search "heavlin-w\$ AND semiconductor AND manufacturing" in all the available information:

Number of titles selected from other pages: 0


approach.

Select All
1 display full document
2002. (INZZ) Manufacturability of single and double-gate ultrathin silicon film fully depleted SC technologies.
2 display full document
1999. (INZZ) First silicon experiments within wafers.
3 display full document
1999. (INZZ) Intra-field effects on device and circuit manufacturability: a statistical simulation

4 display full document


1998. (INZZ) Intrafield effects and device manufacturability: a statistical simulation approach.

Selection	Display Format	Output Format	ERA SM Electronic Redistribution &	Archivir
from this page from all pages	Full Free Short Medium Custom Help with Formats	HTMLTagged (for tables)PDFRTF	Copies you will redistribute: Employees who will access archived record (s): Help with ERA	
	Sort your	entire search	result by Publication year As	cending



Document

Select the documents you wish to <u>save</u> or <u>order</u> by clicking the box next to the document, or click the link above the document to order directly.



USPTO Full Text Retrieval Options

document 1 of 12 Order Document

INSPEC - 1969 to date (INZZ)

Accession number & update

7820829, B2004-02-2560-002; 20040101.

Title

Designing experiments for causal networks.

Author(s)

Heavlin-W-D.

Author affiliation

Adv Micro Devices, Granada, Spain.

Source

Technometrics (USA), vol.45, no.2, p.115-29, May 2003. , Published: American Soc. Quality Control; American Stat. Assoc.

CODEN

TCMTA2.

ISSN

ISSN: 0040-1706.

Availability

SICI: 0040-1706(200305)45:2L.115:DECN; 1-F.

Publication year

2003.

Language

EN.

Publication type

J Journal Paper.

Treatment codes

A Application.

Abstract

Causal networks are directed graphs representing cause-effect relationships and are multiple-response generalizations of Ishikawa's cause-effect diagrams. Emphasizing tolerance design applications, this article describes an algorithm for designing suitable experiments when the factors and responses are organized as a causal network. The causal network is transformed into a so-called causal map, which represents all factors and responses as points in a common D-dimensional metric space. The design approach is algorithmic, optimizing the entropy criterion due to Wynn. This criterion is applied to maximize dispersion among the multiple responses, using a distance-in-space coefficients model. A key constraint is for the blocks to be self-contained; this implies that each block can be analyzed without

reference to other blocks. This is to be complemented by a unified, all-block analysis. The resulting designs are evaluated for efficiency, response dispersion, and resolution V column rank. Particular attention is given to skewing each block by shifting one or a few factors off-center. (22 refs).

Descriptors

causality; cause-effect-analysis; process-control; semiconductor-device-manufacture.

Keywords

causal networks; directed graphs; cause effect relationships; multiple response generalizations; Ishikawa s cause effect diagrams; tolerance design applications; common D dimensional metric space; multiple responses; distance in space coefficients model; efficiency; response dispersion.

Classification codes

B2560 (Semiconductor devices).

B0170E (Production facilities and engineering).

Copyright statement

Copyright 2004, IEE.

Digital object identifier

http://dx.doi.org/10.1198/004017003188618751.

COPYRIGHT BY Inst. of Electrical Engineers, Stevenage, UK

Swe loca	ally as:	PDF document	strategy:	do not include the search strategy	
decoments					

Top - News & FAQS - Dialog

© 2005 Dialog

WEST Search History

Hide Items		

DATE: Monday, June 20, 2005

Hide?	Set Name	<u>e Query</u>	Hit Count
	DB=PG	PB,USPT; THES=ASSIGNEE; PLUR=YES; OP=ADJ	
	L2	semiconductor and manufacturing and matrix and map*	. 2
	L1	heavlin.in.	12

END OF SEARCH HISTORY

Hit List

Generate Collection Bkwd Refs Clear Print Fwd Refs Generate OACS

Search Results - Record(s) 1 through 12 of 12 returned.

1. Document ID: US 20030014144 A1

L1: Entry 1 of 12 File: PGPB Jan 16, 2003

PGPUB-DOCUMENT-NUMBER: 20030014144

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030014144 A1

TITLE: FEED-FORWARD CONTROL OF TCI DOPING FOR IMPROVING MASS-PRODUCTION-WISE, STATISTICAL DISTRIBUTION OF CRITICAL PERFORMANCE PARAMETERS IN SEMICONDUCTOR

DEVICES

PUBLICATION-DATE: January 16, 2003

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Krivokapic, Zoran Santa Clara CA US Heavlin, William D. El Granada CA US

US-CL-CURRENT: 700/121; 700/44

Full	Titi	e Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	K0090	Draw D
					•							
***********	,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	*********	*******	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			***************************************	······································	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

L1: Entry 2 of 12

File: USPT Mar 16, 2004

US-PAT-NO: 6708073

DOCUMENT-IDENTIFIER: US 6708073 B1

TITLE: Lot specific process design methodology

DATE-ISSUED: March 16, 2004

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Heavlin; William D. El Granada CA

US-CL-CURRENT: 700/121; 700/31

Full Title Citation Front Review Classification Date Reference

3. Document ID: US 6586755 B1

L1: Entry 3 of 12

File: USPT

Jul 1, 2003

US-PAT-NO: 6586755

DOCUMENT-IDENTIFIER: US 6586755 B1

TITLE: Feed-forward control of TCI doping for improving mass-production-wise statistical distribution of critical performance parameters in semiconductor

devices

DATE-ISSUED: July 1, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Krivokapic; Zoran

Santa Clara

CA

<u>Heavlin</u>; William D.

El Granada

CA

US-CL-CURRENT: <u>250/492.21</u>; <u>250/492.23</u>, <u>257/E21.525</u>, <u>438/5</u>, <u>438/7</u>

Fuil	Title	Frent	Review	Classification	Reference	Claims	KWIC	Draws D

4. Document ID: US 6567717 B2

L1: Entry 4 of 12

File: USPT

May 20, 2003

US-PAT-NO: 6567717

DOCUMENT-IDENTIFIER: US 6567717 B2

TITLE: Feed-forward control of TCI doping for improving mass-production-wise, statistical distribution of critical performance parameters in semiconductor

devices

DATE-ISSUED: May 20, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Krivokapic; Zoran

Santa Clara

CA

Heavlin; William D.

El Granada

CA

US-CL-CURRENT: <u>700/121</u>; <u>438/14</u>

Full Title Citation Front Review Classification Date Reference Citation Claims 10MC Draw De

5. Document ID: US 6389366 B1

L1: Entry 5 of 12

File: USPT

May 14, 2002

US-PAT-NO: 6389366

DOCUMENT-IDENTIFIER: US 6389366 B1

TITLE: Methods for identifying sources of patterns in processing effects in

manufacturing

DATE-ISSUED: May 14, 2002

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Heavlin; William D.

El Granada

CA

US-CL-CURRENT: 702/84; 438/21, 700/117, 702/81

Full	Title	Citation	Front	Review (Classification	Date	Reference		Claims	KWC	Drawn De

6. Document ID: US 6366822 B1

L1: Entry 6 of 12

File: USPT

Apr 2, 2002

US-PAT-NO: 6366822

DOCUMENT-IDENTIFIER: US 6366822 B1

TITLE: Statistical process window design methodology

DATE-ISSUED: April 2, 2002

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Heavlin; William D.

El Granada

CA

US-CL-CURRENT: 700/31; 700/121

Title	Citation	Front	Classification	Reference		Claims	KOMC	Drawa De

7. Document ID: US 6304836 B1

L1: Entry 7 of 12

File: USPT

Oct 16, 2001

US-PAT-NO: 6304836

DOCUMENT-IDENTIFIER: US 6304836 B1

** See image for <u>Certificate of Correction</u> **

TITLE: Worst case design parameter extraction for logic technologies

DATE-ISSUED: October 16, 2001

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Krivokapic; Zoran

Heavlin; William D.

Santa Clara El Granada CA CA

US-CL-CURRENT: <u>703/14</u>; <u>703/13</u>

Record List Display Page 4 of 6

Full Title Citation Front Review Classification Date Reference

8. Document ID: US 5966527 A

L1: Entry 8 of 12

File: USPT

Oct 12, 1999

US-PAT-NO: 5966527

DOCUMENT-IDENTIFIER: US 5966527 A

TITLE: Apparatus, article of manufacture, method and system for simulating a mass-

produced semiconductor device behavior

DATE-ISSUED: October 12, 1999

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Krivokapic; Zoran
Heavlin; William D.

Santa Clara San Francisco CA

CA

US-CL-CURRENT: 703/14

Full Title Citation Front Review Classification Date Reference Citation Claims KOMC Draws De

9. Document ID: US 5946214 A

L1: Entry 9 of 12

File: USPT

Aug 31, 1999

US-PAT-NO: 5946214

DOCUMENT-IDENTIFIER: US 5946214 A

TITLE: Computer implemented method for estimating fabrication yield for

semiconductor integrated circuit including memory blocks with redundant rows and/or

columns

DATE-ISSUED: August 31, 1999

INVENTOR-INFORMATION:

NAME C:

CITY

STATE ZIP CODE

COUNTRY

Heavlin; William D.

San Francisco

CA

Kittler; Richard C.

Sunnyaale

CA

Wen; Ping

Sunnyvale ·

CA

US-CL-CURRENT: 700/121; 365/200, 365/201, 700/95, 700/96

Full Title Citation Front Review Classification Date Reference

10. Document ID: US 5724251 A

Record List Display

Page 5 of 6

L1: Entry 10 of 12

File: USPT

Mar 3, 1998

US-PAT-NO: 5724251

DOCUMENT-IDENTIFIER: US 5724251 A

TITLE: System and method for designing, fabricating and testing multiple cell test

structures to validate a cell library

DATE-ISSUED: March 3, 1998

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Heavlin; William D. San Francisco CA

US-CL-CURRENT: 716/5; 716/11



11. Document ID: US 5655110 A

L1: Entry 11 of 12

File: USPT

Aug 5, 1997

US-PAT-NO: 5655110

DOCUMENT-IDENTIFIER: US 5655110 A

** See image for <u>Certificate of Correction</u> **

TITLE: Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers

DATE-ISSUED: August 5, 1997

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Krivokapic; Zoran Santa Clara CA

<u>Heavlin</u>; William D. San Francisco CA

Kyser; David F. San Jose CA

US-CL-CURRENT: <u>716/19</u>; <u>700/95</u>, <u>703/13</u>

Full	Title	Citation		Classification		Claims	KNAC	Draws D

12. Document ID: US 5646870 A

L1: Entry 12 of 12 File: USPT Jul 8, 1997

US-PAT-NO: 5646870

DOCUMENT-IDENTIFIER: US 5646870 A

** See image for <u>Certificate of Correction</u> **

TITLE: Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers

DATE-ISSUED: July 8, 1997

INVENTOR-INFORMATION:

NAME

CITY

STATE ZIP CODE

COUNTRY

Krivokapic; Zoran

Santa Clara

CA

<u>Heavlin</u>; William D.

San Francisco


CA

Kyser; David F.

San Jose

CA

US-CL-CURRENT: 716/4; 700/117, 700/31, 703/13, 716/20



Hit List

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 1 through 2 of 2 returned.

1. Document ID: US 20040064438 A1

L2: Entry 1 of 2

File: PGPB

Apr 1, 2004

PGPUB-DOCUMENT-NUMBER: 20040064438

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040064438 A1

TITLE: Method for data and text mining and literature-based discovery

PUBLICATION-DATE: April 1, 2004

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Kostoff, Ronald N.

Arlington

VA

US

US-CL-CURRENT: 707/1

Full Ti	tie	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Drawa De

2. Document ID: US 6886010 B2

L2: Entry 2 of 2

File: USPT

Apr 26, 2005

US-PAT-NO: 6886010

DOCUMENT-IDENTIFIER: US 6886010 B2

TITLE: Method for data and text mining and literature-based discovery

DATE-ISSUED: April 26, 2005

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Kostoff; Ronald N.

Arlington

VA

US-CL-CURRENT: <u>707/3</u>; <u>707/10</u>, <u>707/4</u>, <u>707/6</u>

Full Title Citation Front Review Classification Date Reference Claims RWC Draw, D.

Clear Generate Collection Print Fwd Refs Bkwd Refs Generate OACS